Serial No.: 10/081,658

Filed: February 22, 2002

Page : 2 of 10

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently amended) An apparatus comprising:

an electrically powered physical layer interface to interface between a bus and a network, the physical layer interface having a high power state, a first low power state, and a second low power state; and

a power management system configured to transition the physical layer interface <u>from the high</u> <u>power state</u> to <u>one of the low power states</u> when a signal is detected on the bus.

- 2. (Original) The apparatus of claim 1, wherein the bus is a PCI bus.
- 3. (Original) The apparatus of claim 1, wherein the bus is a PCI-X bus.
- 4. (Original) The apparatus of claim 2, wherein the signal is a PCI reset signal assertion.
- 5. (Original) The apparatus of claim 3, wherein the signal is a PCI reset signal assertion.
- 6. (Currently amended) The apparatus of claim 1, wherein the <u>first</u> low power state is when the physical layer interface is powered off.
- 7. (Currently amended) The apparatus of claim [4] 6, wherein the <u>second</u> low power state is when a <u>state in which</u> the physical layer interface draws no more than a predetermined amount of current.
- 8. (Cancelled)

Serial No.: 10/081,658

Filed: February 22, 2002

Page : 3 of 10

9. (Cancelled)

10. (Currently amended) The apparatus of claim [4] 1, wherein the power management system is hard wired into incorporated within a Gigabit Ethernet device.

11. (Currently amended) The apparatus of claim 10, wherein the <u>first</u> low power state is <u>when</u> <u>a state in</u> <u>which</u> the physical layer interface is transmitting or receiving data at no greater than 100 megabits per second.

12. (Currently amended) A system comprising:

a power supply;

a bus electrically connected to the power supply;

a central processing unit in communication with the bus; and

a communications device in communication with bus, the communications device comprising:

an electrically powered physical layer interface having a high power state, a first low

power state, and a second low power state; and

a power management system configured to transition the physical layer interface to the low power state when a signal is detected on the bus.

- 13. (Original) The system of claim 12, wherein the bus is a PCI bus and the signal is a PCI reset signal assertion.
- 14. (Original) The system of claim 12, wherein the bus is a PCI-X bus and the signal is a PCI reset signal assertion.

15. (Cancelled)

Serial No.: 10/081,658

Filed: February 22, 2002

Page : 4 of 10

16. (Currently amended) The system of claim 12 15, wherein the first low power state is an off state and the second low power state is a state in which the communications device transmits data at a reduced rate. physical layer interface has two low power states, an off power state and a low power state.

17. (Currently amended) The system of claim 16, wherein the communications device includes a register having at least a one-bit field, and the system further comprises:

a storage device;

an operating system stored on the storage device and configured to write data to the field in the register if wake up of the communications device is enabled or disabled; and

wherein the power management system is configured to transition the <u>first or second power</u> state depending upon wheather wake up is enabled or disabled. physical layer interface to the off power state when a PCI reset signal assertion is detected if the data in the register indicates that wake up is disabled when a PCI reset signal assertion is detected, and transition the physical layer interface to the low power state when a PCI reset signal assertion is detected if the data in the register indicates that wake up is enabled when the PCI reset signal assertion is detected.

- 18. (Currently amended) The system of claim 12 17, wherein the communications device is a Gigabit Ethernet device.
- 19. (Currently amended) The system of claim 18, wherein one of the low power state of the physical layer interface is when a state in which the physical layer interface transmits or receives data at less than or equal to 100 megabits per second.
- 20. (Original) The system of claim 12, wherein the communication device is a wireless local area network controller.

Serial No.: 10/081,658

Filed: February 22, 2002

Page : 5 of 10

21. (Currently amended) The system of claim 18 wherein the power management system is incorporated within hard wired into the Gigabit Ethernet device.

22. (Currently amended) A method comprising:

within a networked computer system having an operating system, monitoring a bus by that supplies power to a device with that includes a register and an electrically powered physical layer interface, wherein the physical layer interface is configured to include having a high power state, and at least one a first low power state, and a second low power state; within a networked computer system having an operating system; and

writing data to the register by the operating system to indicate whether wake up of the device is enabled or disabled; and

changing the power state of a physical layer interface to a the first or second low power state when a signal is detected on the bus depending upon whether wake up of the device has been enabled.

- 23. (Original) The method of claim 22 wherein the device is a Gigabit Ethernet device.
- 24. (Cancelled)
- 25. (Cancelled)
- 26. (Currently amended) The method of claim 23 25 wherein the first low power state is when a state in which the physical layer interface is not enabled to transmit data to or receive data from the network.
- 27. (Currently amended) The method of claim 26 wherein the second low power state is when a state in which the physical layer interface is configured to transmit data to or receive data from the network at rates up to 100 megabits per second.
- 28. (Currently amended) The method of claim 27 wherein the bus is a PCI PCI-type bus-and the signal is a PCI reset assertion.

Serial No.: 10/081,658

Filed: February 22, 2002

Page : 6 of 10

29. (Currently amended) The method of claim 27 28 wherein the bus is a PCI X bus and the signal is a PCI reset assertion.

30. (Currently amended) A computer program product residing on a computer readable medium for powering down a physical layer interface, comprising instructions for causing <u>an instruction processor</u> a device to:

monitor a bus for assertion of a signal on the bus; and

change reduce the power state of the physical layer interface from a high power state to either a first or second low power state when the signal is detected on the bus.

31. (Original) The computer program product of claim 30 wherein the device is a Gigabit Ethernet device.

32. (Currently amended) The computer program product of claim 30, further comprising instructions to:

write data to a register by the operating system to indicate whether wake up of the device is enabled or disabled; and

reduce change the power state of the physical layer interface to an the first low power state when the signal is detected by the device if the data in the register indicates that wake up is disabled at the time the signal is detected or to a the second low power state when the signal is detected by the device if the data in the register indicates that wake up is enabled at the time the signal is detected.